LinkDemo::TopLevel

  1. Top
  2. portd
Address Name
Address Name
0x4004C000 pcr0
0x4004C004 pcr1
0x4004C008 pcr2
0x4004C00C pcr3
0x4004C010 pcr4
0x4004C014 pcr5
0x4004C018 pcr6
0x4004C01C pcr7
0x4004C020 pcr8
0x4004C024 pcr9
0x4004C028 pcr10
0x4004C02C pcr11
0x4004C030 pcr12
0x4004C034 pcr13
0x4004C038 pcr14
0x4004C03C pcr15
0x4004C040 pcr16
0x4004C044 pcr17
0x4004C048 pcr18
0x4004C04C pcr19
0x4004C050 pcr20
0x4004C054 pcr21
0x4004C058 pcr22
0x4004C05C pcr23
0x4004C060 pcr24
0x4004C064 pcr25
0x4004C068 pcr26
0x4004C06C pcr27
0x4004C070 pcr28
0x4004C074 pcr29
0x4004C078 pcr30
0x4004C07C pcr31
31 30 29 28 27 26 25 24
R 0 0 0 0 0 0 0 isf
W
Reset 0
23 22 21 20 19 18 17 16
R 0 0 0 0 irqc[3:0]
W
Reset 0
15 14 13 12 11 10 9 8
R lk 0 0 0 0 mux[2:0]
W
Reset 0 0
7 6 5 4 3 2 1 0
R 0 dse ode pfe 0 sre pe ps
W
Reset 0 0 0 0 0 0 0 0
31 30 29 28 27 26 25 24
R 0 0 0 0 0 0 0 isf
W
Reset 0
23 22 21 20 19 18 17 16
R 0 0 0 0 irqc[3:0]
W
Reset 0
15 14 13 12 11 10 9 8
R lk 0 0 0 0 mux[2:0]
W
Reset 0 0
7 6 5 4 3 2 1 0
R 0 dse ode pfe 0 sre pe ps
W
Reset 0 0 0 0 0 0 0 0
31 30 29 28 27 26 25 24
R 0 0 0 0 0 0 0 isf
W
Reset 0
23 22 21 20 19 18 17 16
R 0 0 0 0 irqc[3:0]
W
Reset 0
15 14 13 12 11 10 9 8
R lk 0 0 0 0 mux[2:0]
W
Reset 0 0
7 6 5 4 3 2 1 0
R 0 dse ode pfe 0 sre pe ps
W
Reset 0 0 0 0 0 0 0 0
31 30 29 28 27 26 25 24
R 0 0 0 0 0 0 0 isf
W
Reset 0
23 22 21 20 19 18 17 16
R 0 0 0 0 irqc[3:0]
W
Reset 0
15 14 13 12 11 10 9 8
R lk 0 0 0 0 mux[2:0]
W
Reset 0 0
7 6 5 4 3 2 1 0
R 0 dse ode pfe 0 sre pe ps
W
Reset 0 0 0 0 0 0 0 0
31 30 29 28 27 26 25 24
R 0 0 0 0 0 0 0 isf
W
Reset 0
23 22 21 20 19 18 17 16
R 0 0 0 0 irqc[3:0]
W
Reset 0
15 14 13 12 11 10 9 8
R lk 0 0 0 0 mux[2:0]
W
Reset 0 0
7 6 5 4 3 2 1 0
R 0 dse ode pfe 0 sre pe ps
W
Reset 0 0 0 0 0 0 0 0
31 30 29 28 27 26 25 24
R 0 0 0 0 0 0 0 isf
W
Reset 0
23 22 21 20 19 18 17 16
R 0 0 0 0 irqc[3:0]
W
Reset 0
15 14 13 12 11 10 9 8
R lk 0 0 0 0 mux[2:0]
W
Reset 0 0
7 6 5 4 3 2 1 0
R 0 dse ode pfe 0 sre pe ps
W
Reset 0 0 0 0 0 0 0 0
31 30 29 28 27 26 25 24
R 0 0 0 0 0 0 0 isf
W
Reset 0
23 22 21 20 19 18 17 16
R 0 0 0 0 irqc[3:0]
W
Reset 0
15 14 13 12 11 10 9 8
R lk 0 0 0 0 mux[2:0]
W
Reset 0 0
7 6 5 4 3 2 1 0
R 0 dse ode pfe 0 sre pe ps
W
Reset 0 0 0 0 0 0 0 0
31 30 29 28 27 26 25 24
R 0 0 0 0 0 0 0 isf
W
Reset 0
23 22 21 20 19 18 17 16
R 0 0 0 0 irqc[3:0]
W
Reset 0
15 14 13 12 11 10 9 8
R lk 0 0 0 0 mux[2:0]
W
Reset 0 0
7 6 5 4 3 2 1 0
R 0 dse ode pfe 0 sre pe ps
W
Reset 0 0 0 0 0 0 0 0
31 30 29 28 27 26 25 24
R 0 0 0 0 0 0 0 isf
W
Reset 0
23 22 21 20 19 18 17 16
R 0 0 0 0 irqc[3:0]
W
Reset 0
15 14 13 12 11 10 9 8
R lk 0 0 0 0 mux[2:0]
W
Reset 0 0
7 6 5 4 3 2 1 0
R 0 dse ode pfe 0 sre pe ps
W
Reset 0 0 0 0 0 0 0 0
31 30 29 28 27 26 25 24
R 0 0 0 0 0 0 0 isf
W
Reset 0
23 22 21 20 19 18 17 16
R 0 0 0 0 irqc[3:0]
W
Reset 0
15 14 13 12 11 10 9 8
R lk 0 0 0 0 mux[2:0]
W
Reset 0 0
7 6 5 4 3 2 1 0
R 0 dse ode pfe 0 sre pe ps
W
Reset 0 0 0 0 0 0 0 0
31 30 29 28 27 26 25 24
R 0 0 0 0 0 0 0 isf
W
Reset 0
23 22 21 20 19 18 17 16
R 0 0 0 0 irqc[3:0]
W
Reset 0
15 14 13 12 11 10 9 8
R lk 0 0 0 0 mux[2:0]
W
Reset 0 0
7 6 5 4 3 2 1 0
R 0 dse ode pfe 0 sre pe ps
W
Reset 0 0 0 0 0 0 0 0
31 30 29 28 27 26 25 24
R 0 0 0 0 0 0 0 isf
W
Reset 0
23 22 21 20 19 18 17 16
R 0 0 0 0 irqc[3:0]
W
Reset 0
15 14 13 12 11 10 9 8
R lk 0 0 0 0 mux[2:0]
W
Reset 0 0
7 6 5 4 3 2 1 0
R 0 dse ode pfe 0 sre pe ps
W
Reset 0 0 0 0 0 0 0 0
31 30 29 28 27 26 25 24
R 0 0 0 0 0 0 0 isf
W
Reset 0
23 22 21 20 19 18 17 16
R 0 0 0 0 irqc[3:0]
W
Reset 0
15 14 13 12 11 10 9 8
R lk 0 0 0 0 mux[2:0]
W
Reset 0 0
7 6 5 4 3 2 1 0
R 0 dse ode pfe 0 sre pe ps
W
Reset 0 0 0 0 0 0 0 0
31 30 29 28 27 26 25 24
R 0 0 0 0 0 0 0 isf
W
Reset 0
23 22 21 20 19 18 17 16
R 0 0 0 0 irqc[3:0]
W
Reset 0
15 14 13 12 11 10 9 8
R lk 0 0 0 0 mux[2:0]
W
Reset 0 0
7 6 5 4 3 2 1 0
R 0 dse ode pfe 0 sre pe ps
W
Reset 0 0 0 0 0 0 0 0
31 30 29 28 27 26 25 24
R 0 0 0 0 0 0 0 isf
W
Reset 0
23 22 21 20 19 18 17 16
R 0 0 0 0 irqc[3:0]
W
Reset 0
15 14 13 12 11 10 9 8
R lk 0 0 0 0 mux[2:0]
W
Reset 0 0
7 6 5 4 3 2 1 0
R 0 dse ode pfe 0 sre pe ps
W
Reset 0 0 0 0 0 0 0 0
31 30 29 28 27 26 25 24
R 0 0 0 0 0 0 0 isf
W
Reset 0
23 22 21 20 19 18 17 16
R 0 0 0 0 irqc[3:0]
W
Reset 0
15 14 13 12 11 10 9 8
R lk 0 0 0 0 mux[2:0]
W
Reset 0 0
7 6 5 4 3 2 1 0
R 0 dse ode pfe 0 sre pe ps
W
Reset 0 0 0 0 0 0 0 0
31 30 29 28 27 26 25 24
R 0 0 0 0 0 0 0 isf
W
Reset 0
23 22 21 20 19 18 17 16
R 0 0 0 0 irqc[3:0]
W
Reset 0
15 14 13 12 11 10 9 8
R lk 0 0 0 0 mux[2:0]
W
Reset 0 0
7 6 5 4 3 2 1 0
R 0 dse ode pfe 0 sre pe ps
W
Reset 0 0 0 0 0 0 0 0
31 30 29 28 27 26 25 24
R 0 0 0 0 0 0 0 isf
W
Reset 0
23 22 21 20 19 18 17 16
R 0 0 0 0 irqc[3:0]
W
Reset 0
15 14 13 12 11 10 9 8
R lk 0 0 0 0 mux[2:0]
W
Reset 0 0
7 6 5 4 3 2 1 0
R 0 dse ode pfe 0 sre pe ps
W
Reset 0 0 0 0 0 0 0 0
31 30 29 28 27 26 25 24
R 0 0 0 0 0 0 0 isf
W
Reset 0
23 22 21 20 19 18 17 16
R 0 0 0 0 irqc[3:0]
W
Reset 0
15 14 13 12 11 10 9 8
R lk 0 0 0 0 mux[2:0]
W
Reset 0 0
7 6 5 4 3 2 1 0
R 0 dse ode pfe 0 sre pe ps
W
Reset 0 0 0 0 0 0 0 0
31 30 29 28 27 26 25 24
R 0 0 0 0 0 0 0 isf
W
Reset 0
23 22 21 20 19 18 17 16
R 0 0 0 0 irqc[3:0]
W
Reset 0
15 14 13 12 11 10 9 8
R lk 0 0 0 0 mux[2:0]
W
Reset 0 0
7 6 5 4 3 2 1 0
R 0 dse ode pfe 0 sre pe ps
W
Reset 0 0 0 0 0 0 0 0
31 30 29 28 27 26 25 24
R 0 0 0 0 0 0 0 isf
W
Reset 0
23 22 21 20 19 18 17 16
R 0 0 0 0 irqc[3:0]
W
Reset 0
15 14 13 12 11 10 9 8
R lk 0 0 0 0 mux[2:0]
W
Reset 0 0
7 6 5 4 3 2 1 0
R 0 dse ode pfe 0 sre pe ps
W
Reset 0 0 0 0 0 0 0 0
31 30 29 28 27 26 25 24
R 0 0 0 0 0 0 0 isf
W
Reset 0
23 22 21 20 19 18 17 16
R 0 0 0 0 irqc[3:0]
W
Reset 0
15 14 13 12 11 10 9 8
R lk 0 0 0 0 mux[2:0]
W
Reset 0 0
7 6 5 4 3 2 1 0
R 0 dse ode pfe 0 sre pe ps
W
Reset 0 0 0 0 0 0 0 0
31 30 29 28 27 26 25 24
R 0 0 0 0 0 0 0 isf
W
Reset 0
23 22 21 20 19 18 17 16
R 0 0 0 0 irqc[3:0]
W
Reset 0
15 14 13 12 11 10 9 8
R lk 0 0 0 0 mux[2:0]
W
Reset 0 0
7 6 5 4 3 2 1 0
R 0 dse ode pfe 0 sre pe ps
W
Reset 0 0 0 0 0 0 0 0
31 30 29 28 27 26 25 24
R 0 0 0 0 0 0 0 isf
W
Reset 0
23 22 21 20 19 18 17 16
R 0 0 0 0 irqc[3:0]
W
Reset 0
15 14 13 12 11 10 9 8
R lk 0 0 0 0 mux[2:0]
W
Reset 0 0
7 6 5 4 3 2 1 0
R 0 dse ode pfe 0 sre pe ps
W
Reset 0 0 0 0 0 0 0 0
31 30 29 28 27 26 25 24
R 0 0 0 0 0 0 0 isf
W
Reset 0
23 22 21 20 19 18 17 16
R 0 0 0 0 irqc[3:0]
W
Reset 0
15 14 13 12 11 10 9 8
R lk 0 0 0 0 mux[2:0]
W
Reset 0 0
7 6 5 4 3 2 1 0
R 0 dse ode pfe 0 sre pe ps
W
Reset 0 0 0 0 0 0 0 0
31 30 29 28 27 26 25 24
R 0 0 0 0 0 0 0 isf
W
Reset 0
23 22 21 20 19 18 17 16
R 0 0 0 0 irqc[3:0]
W
Reset 0
15 14 13 12 11 10 9 8
R lk 0 0 0 0 mux[2:0]
W
Reset 0 0
7 6 5 4 3 2 1 0
R 0 dse ode pfe 0 sre pe ps
W
Reset 0 0 0 0 0 0 0 0
31 30 29 28 27 26 25 24
R 0 0 0 0 0 0 0 isf
W
Reset 0
23 22 21 20 19 18 17 16
R 0 0 0 0 irqc[3:0]
W
Reset 0
15 14 13 12 11 10 9 8
R lk 0 0 0 0 mux[2:0]
W
Reset 0 0
7 6 5 4 3 2 1 0
R 0 dse ode pfe 0 sre pe ps
W
Reset 0 0 0 0 0 0 0 0
31 30 29 28 27 26 25 24
R 0 0 0 0 0 0 0 isf
W
Reset 0
23 22 21 20 19 18 17 16
R 0 0 0 0 irqc[3:0]
W
Reset 0
15 14 13 12 11 10 9 8
R lk 0 0 0 0 mux[2:0]
W
Reset 0 0
7 6 5 4 3 2 1 0
R 0 dse ode pfe 0 sre pe ps
W
Reset 0 0 0 0 0 0 0 0
31 30 29 28 27 26 25 24
R 0 0 0 0 0 0 0 isf
W
Reset 0
23 22 21 20 19 18 17 16
R 0 0 0 0 irqc[3:0]
W
Reset 0
15 14 13 12 11 10 9 8
R lk 0 0 0 0 mux[2:0]
W
Reset 0 0
7 6 5 4 3 2 1 0
R 0 dse ode pfe 0 sre pe ps
W
Reset 0 0 0 0 0 0 0 0
31 30 29 28 27 26 25 24
R 0 0 0 0 0 0 0 isf
W
Reset 0
23 22 21 20 19 18 17 16
R 0 0 0 0 irqc[3:0]
W
Reset 0
15 14 13 12 11 10 9 8
R lk 0 0 0 0 mux[2:0]
W
Reset 0 0
7 6 5 4 3 2 1 0
R 0 dse ode pfe 0 sre pe ps
W
Reset 0 0 0 0 0 0 0 0
31 30 29 28 27 26 25 24
R 0 0 0 0 0 0 0 isf
W
Reset 0
23 22 21 20 19 18 17 16
R 0 0 0 0 irqc[3:0]
W
Reset 0
15 14 13 12 11 10 9 8
R lk 0 0 0 0 mux[2:0]
W
Reset 0 0
7 6 5 4 3 2 1 0
R 0 dse ode pfe 0 sre pe ps
W
Reset 0 0 0 0 0 0 0 0
31 30 29 28 27 26 25 24
R 0 0 0 0 0 0 0 isf
W
Reset 0
23 22 21 20 19 18 17 16
R 0 0 0 0 irqc[3:0]
W
Reset 0
15 14 13 12 11 10 9 8
R lk 0 0 0 0 mux[2:0]
W
Reset 0 0
7 6 5 4 3 2 1 0
R 0 dse ode pfe 0 sre pe ps
W
Reset 0 0 0 0 0 0 0 0