LinkDemo::TopLevel

  1. Top
  2. portc
Address Name
Address Name
0x4004B000 pcr0
0x4004B004 pcr1
0x4004B008 pcr2
0x4004B00C pcr3
0x4004B010 pcr4
0x4004B014 pcr5
0x4004B018 pcr6
0x4004B01C pcr7
0x4004B020 pcr8
0x4004B024 pcr9
0x4004B028 pcr10
0x4004B02C pcr11
0x4004B030 pcr12
0x4004B034 pcr13
0x4004B038 pcr14
0x4004B03C pcr15
0x4004B040 pcr16
0x4004B044 pcr17
0x4004B048 pcr18
0x4004B04C pcr19
0x4004B050 pcr20
0x4004B054 pcr21
0x4004B058 pcr22
0x4004B05C pcr23
0x4004B060 pcr24
0x4004B064 pcr25
0x4004B068 pcr26
0x4004B06C pcr27
0x4004B070 pcr28
0x4004B074 pcr29
0x4004B078 pcr30
0x4004B07C pcr31
31 30 29 28 27 26 25 24
R 0 0 0 0 0 0 0 isf
W
Reset 0
23 22 21 20 19 18 17 16
R 0 0 0 0 irqc[3:0]
W
Reset 0
15 14 13 12 11 10 9 8
R lk 0 0 0 0 mux[2:0]
W
Reset 0 0
7 6 5 4 3 2 1 0
R 0 dse ode pfe 0 sre pe ps
W
Reset 0 0 0 0 0 0 0 0
31 30 29 28 27 26 25 24
R 0 0 0 0 0 0 0 isf
W
Reset 0
23 22 21 20 19 18 17 16
R 0 0 0 0 irqc[3:0]
W
Reset 0
15 14 13 12 11 10 9 8
R lk 0 0 0 0 mux[2:0]
W
Reset 0 0
7 6 5 4 3 2 1 0
R 0 dse ode pfe 0 sre pe ps
W
Reset 0 0 0 0 0 0 0 0
31 30 29 28 27 26 25 24
R 0 0 0 0 0 0 0 isf
W
Reset 0
23 22 21 20 19 18 17 16
R 0 0 0 0 irqc[3:0]
W
Reset 0
15 14 13 12 11 10 9 8
R lk 0 0 0 0 mux[2:0]
W
Reset 0 0
7 6 5 4 3 2 1 0
R 0 dse ode pfe 0 sre pe ps
W
Reset 0 0 0 0 0 0 0 0
31 30 29 28 27 26 25 24
R 0 0 0 0 0 0 0 isf
W
Reset 0
23 22 21 20 19 18 17 16
R 0 0 0 0 irqc[3:0]
W
Reset 0
15 14 13 12 11 10 9 8
R lk 0 0 0 0 mux[2:0]
W
Reset 0 0
7 6 5 4 3 2 1 0
R 0 dse ode pfe 0 sre pe ps
W
Reset 0 0 0 0 0 0 0 0
31 30 29 28 27 26 25 24
R 0 0 0 0 0 0 0 isf
W
Reset 0
23 22 21 20 19 18 17 16
R 0 0 0 0 irqc[3:0]
W
Reset 0
15 14 13 12 11 10 9 8
R lk 0 0 0 0 mux[2:0]
W
Reset 0 0
7 6 5 4 3 2 1 0
R 0 dse ode pfe 0 sre pe ps
W
Reset 0 0 0 0 0 0 0 0
31 30 29 28 27 26 25 24
R 0 0 0 0 0 0 0 isf
W
Reset 0
23 22 21 20 19 18 17 16
R 0 0 0 0 irqc[3:0]
W
Reset 0
15 14 13 12 11 10 9 8
R lk 0 0 0 0 mux[2:0]
W
Reset 0 0
7 6 5 4 3 2 1 0
R 0 dse ode pfe 0 sre pe ps
W
Reset 0 0 0 0 0 0 0 0
31 30 29 28 27 26 25 24
R 0 0 0 0 0 0 0 isf
W
Reset 0
23 22 21 20 19 18 17 16
R 0 0 0 0 irqc[3:0]
W
Reset 0
15 14 13 12 11 10 9 8
R lk 0 0 0 0 mux[2:0]
W
Reset 0 0
7 6 5 4 3 2 1 0
R 0 dse ode pfe 0 sre pe ps
W
Reset 0 0 0 0 0 0 0 0
31 30 29 28 27 26 25 24
R 0 0 0 0 0 0 0 isf
W
Reset 0
23 22 21 20 19 18 17 16
R 0 0 0 0 irqc[3:0]
W
Reset 0
15 14 13 12 11 10 9 8
R lk 0 0 0 0 mux[2:0]
W
Reset 0 0
7 6 5 4 3 2 1 0
R 0 dse ode pfe 0 sre pe ps
W
Reset 0 0 0 0 0 0 0 0
31 30 29 28 27 26 25 24
R 0 0 0 0 0 0 0 isf
W
Reset 0
23 22 21 20 19 18 17 16
R 0 0 0 0 irqc[3:0]
W
Reset 0
15 14 13 12 11 10 9 8
R lk 0 0 0 0 mux[2:0]
W
Reset 0 0
7 6 5 4 3 2 1 0
R 0 dse ode pfe 0 sre pe ps
W
Reset 0 0 0 0 0 0 0 0
31 30 29 28 27 26 25 24
R 0 0 0 0 0 0 0 isf
W
Reset 0
23 22 21 20 19 18 17 16
R 0 0 0 0 irqc[3:0]
W
Reset 0
15 14 13 12 11 10 9 8
R lk 0 0 0 0 mux[2:0]
W
Reset 0 0
7 6 5 4 3 2 1 0
R 0 dse ode pfe 0 sre pe ps
W
Reset 0 0 0 0 0 0 0 0
31 30 29 28 27 26 25 24
R 0 0 0 0 0 0 0 isf
W
Reset 0
23 22 21 20 19 18 17 16
R 0 0 0 0 irqc[3:0]
W
Reset 0
15 14 13 12 11 10 9 8
R lk 0 0 0 0 mux[2:0]
W
Reset 0 0
7 6 5 4 3 2 1 0
R 0 dse ode pfe 0 sre pe ps
W
Reset 0 0 0 0 0 0 0 0
31 30 29 28 27 26 25 24
R 0 0 0 0 0 0 0 isf
W
Reset 0
23 22 21 20 19 18 17 16
R 0 0 0 0 irqc[3:0]
W
Reset 0
15 14 13 12 11 10 9 8
R lk 0 0 0 0 mux[2:0]
W
Reset 0 0
7 6 5 4 3 2 1 0
R 0 dse ode pfe 0 sre pe ps
W
Reset 0 0 0 0 0 0 0 0
31 30 29 28 27 26 25 24
R 0 0 0 0 0 0 0 isf
W
Reset 0
23 22 21 20 19 18 17 16
R 0 0 0 0 irqc[3:0]
W
Reset 0
15 14 13 12 11 10 9 8
R lk 0 0 0 0 mux[2:0]
W
Reset 0 0
7 6 5 4 3 2 1 0
R 0 dse ode pfe 0 sre pe ps
W
Reset 0 0 0 0 0 0 0 0
31 30 29 28 27 26 25 24
R 0 0 0 0 0 0 0 isf
W
Reset 0
23 22 21 20 19 18 17 16
R 0 0 0 0 irqc[3:0]
W
Reset 0
15 14 13 12 11 10 9 8
R lk 0 0 0 0 mux[2:0]
W
Reset 0 0
7 6 5 4 3 2 1 0
R 0 dse ode pfe 0 sre pe ps
W
Reset 0 0 0 0 0 0 0 0
31 30 29 28 27 26 25 24
R 0 0 0 0 0 0 0 isf
W
Reset 0
23 22 21 20 19 18 17 16
R 0 0 0 0 irqc[3:0]
W
Reset 0
15 14 13 12 11 10 9 8
R lk 0 0 0 0 mux[2:0]
W
Reset 0 0
7 6 5 4 3 2 1 0
R 0 dse ode pfe 0 sre pe ps
W
Reset 0 0 0 0 0 0 0 0
31 30 29 28 27 26 25 24
R 0 0 0 0 0 0 0 isf
W
Reset 0
23 22 21 20 19 18 17 16
R 0 0 0 0 irqc[3:0]
W
Reset 0
15 14 13 12 11 10 9 8
R lk 0 0 0 0 mux[2:0]
W
Reset 0 0
7 6 5 4 3 2 1 0
R 0 dse ode pfe 0 sre pe ps
W
Reset 0 0 0 0 0 0 0 0
31 30 29 28 27 26 25 24
R 0 0 0 0 0 0 0 isf
W
Reset 0
23 22 21 20 19 18 17 16
R 0 0 0 0 irqc[3:0]
W
Reset 0
15 14 13 12 11 10 9 8
R lk 0 0 0 0 mux[2:0]
W
Reset 0 0
7 6 5 4 3 2 1 0
R 0 dse ode pfe 0 sre pe ps
W
Reset 0 0 0 0 0 0 0 0
31 30 29 28 27 26 25 24
R 0 0 0 0 0 0 0 isf
W
Reset 0
23 22 21 20 19 18 17 16
R 0 0 0 0 irqc[3:0]
W
Reset 0
15 14 13 12 11 10 9 8
R lk 0 0 0 0 mux[2:0]
W
Reset 0 0
7 6 5 4 3 2 1 0
R 0 dse ode pfe 0 sre pe ps
W
Reset 0 0 0 0 0 0 0 0
31 30 29 28 27 26 25 24
R 0 0 0 0 0 0 0 isf
W
Reset 0
23 22 21 20 19 18 17 16
R 0 0 0 0 irqc[3:0]
W
Reset 0
15 14 13 12 11 10 9 8
R lk 0 0 0 0 mux[2:0]
W
Reset 0 0
7 6 5 4 3 2 1 0
R 0 dse ode pfe 0 sre pe ps
W
Reset 0 0 0 0 0 0 0 0
31 30 29 28 27 26 25 24
R 0 0 0 0 0 0 0 isf
W
Reset 0
23 22 21 20 19 18 17 16
R 0 0 0 0 irqc[3:0]
W
Reset 0
15 14 13 12 11 10 9 8
R lk 0 0 0 0 mux[2:0]
W
Reset 0 0
7 6 5 4 3 2 1 0
R 0 dse ode pfe 0 sre pe ps
W
Reset 0 0 0 0 0 0 0 0
31 30 29 28 27 26 25 24
R 0 0 0 0 0 0 0 isf
W
Reset 0
23 22 21 20 19 18 17 16
R 0 0 0 0 irqc[3:0]
W
Reset 0
15 14 13 12 11 10 9 8
R lk 0 0 0 0 mux[2:0]
W
Reset 0 0
7 6 5 4 3 2 1 0
R 0 dse ode pfe 0 sre pe ps
W
Reset 0 0 0 0 0 0 0 0
31 30 29 28 27 26 25 24
R 0 0 0 0 0 0 0 isf
W
Reset 0
23 22 21 20 19 18 17 16
R 0 0 0 0 irqc[3:0]
W
Reset 0
15 14 13 12 11 10 9 8
R lk 0 0 0 0 mux[2:0]
W
Reset 0 0
7 6 5 4 3 2 1 0
R 0 dse ode pfe 0 sre pe ps
W
Reset 0 0 0 0 0 0 0 0
31 30 29 28 27 26 25 24
R 0 0 0 0 0 0 0 isf
W
Reset 0
23 22 21 20 19 18 17 16
R 0 0 0 0 irqc[3:0]
W
Reset 0
15 14 13 12 11 10 9 8
R lk 0 0 0 0 mux[2:0]
W
Reset 0 0
7 6 5 4 3 2 1 0
R 0 dse ode pfe 0 sre pe ps
W
Reset 0 0 0 0 0 0 0 0
31 30 29 28 27 26 25 24
R 0 0 0 0 0 0 0 isf
W
Reset 0
23 22 21 20 19 18 17 16
R 0 0 0 0 irqc[3:0]
W
Reset 0
15 14 13 12 11 10 9 8
R lk 0 0 0 0 mux[2:0]
W
Reset 0 0
7 6 5 4 3 2 1 0
R 0 dse ode pfe 0 sre pe ps
W
Reset 0 0 0 0 0 0 0 0
31 30 29 28 27 26 25 24
R 0 0 0 0 0 0 0 isf
W
Reset 0
23 22 21 20 19 18 17 16
R 0 0 0 0 irqc[3:0]
W
Reset 0
15 14 13 12 11 10 9 8
R lk 0 0 0 0 mux[2:0]
W
Reset 0 0
7 6 5 4 3 2 1 0
R 0 dse ode pfe 0 sre pe ps
W
Reset 0 0 0 0 0 0 0 0
31 30 29 28 27 26 25 24
R 0 0 0 0 0 0 0 isf
W
Reset 0
23 22 21 20 19 18 17 16
R 0 0 0 0 irqc[3:0]
W
Reset 0
15 14 13 12 11 10 9 8
R lk 0 0 0 0 mux[2:0]
W
Reset 0 0
7 6 5 4 3 2 1 0
R 0 dse ode pfe 0 sre pe ps
W
Reset 0 0 0 0 0 0 0 0
31 30 29 28 27 26 25 24
R 0 0 0 0 0 0 0 isf
W
Reset 0
23 22 21 20 19 18 17 16
R 0 0 0 0 irqc[3:0]
W
Reset 0
15 14 13 12 11 10 9 8
R lk 0 0 0 0 mux[2:0]
W
Reset 0 0
7 6 5 4 3 2 1 0
R 0 dse ode pfe 0 sre pe ps
W
Reset 0 0 0 0 0 0 0 0
31 30 29 28 27 26 25 24
R 0 0 0 0 0 0 0 isf
W
Reset 0
23 22 21 20 19 18 17 16
R 0 0 0 0 irqc[3:0]
W
Reset 0
15 14 13 12 11 10 9 8
R lk 0 0 0 0 mux[2:0]
W
Reset 0 0
7 6 5 4 3 2 1 0
R 0 dse ode pfe 0 sre pe ps
W
Reset 0 0 0 0 0 0 0 0
31 30 29 28 27 26 25 24
R 0 0 0 0 0 0 0 isf
W
Reset 0
23 22 21 20 19 18 17 16
R 0 0 0 0 irqc[3:0]
W
Reset 0
15 14 13 12 11 10 9 8
R lk 0 0 0 0 mux[2:0]
W
Reset 0 0
7 6 5 4 3 2 1 0
R 0 dse ode pfe 0 sre pe ps
W
Reset 0 0 0 0 0 0 0 0
31 30 29 28 27 26 25 24
R 0 0 0 0 0 0 0 isf
W
Reset 0
23 22 21 20 19 18 17 16
R 0 0 0 0 irqc[3:0]
W
Reset 0
15 14 13 12 11 10 9 8
R lk 0 0 0 0 mux[2:0]
W
Reset 0 0
7 6 5 4 3 2 1 0
R 0 dse ode pfe 0 sre pe ps
W
Reset 0 0 0 0 0 0 0 0
31 30 29 28 27 26 25 24
R 0 0 0 0 0 0 0 isf
W
Reset 0
23 22 21 20 19 18 17 16
R 0 0 0 0 irqc[3:0]
W
Reset 0
15 14 13 12 11 10 9 8
R lk 0 0 0 0 mux[2:0]
W
Reset 0 0
7 6 5 4 3 2 1 0
R 0 dse ode pfe 0 sre pe ps
W
Reset 0 0 0 0 0 0 0 0
31 30 29 28 27 26 25 24
R 0 0 0 0 0 0 0 isf
W
Reset 0
23 22 21 20 19 18 17 16
R 0 0 0 0 irqc[3:0]
W
Reset 0
15 14 13 12 11 10 9 8
R lk 0 0 0 0 mux[2:0]
W
Reset 0 0
7 6 5 4 3 2 1 0
R 0 dse ode pfe 0 sre pe ps
W
Reset 0 0 0 0 0 0 0 0